

DEVELOPING A MACHINE LEARNING MODELS TO ACCELERATE CIRCUIT SIMULATION, OPTIMIZE LAYOUT, AND PREDICT DEVICE PERFORMANCE

¹Kawade Amarsingh Chandrakant, ²Dr. Rahul Kumar Budania

¹Research Scholar, Department of Electronics & Telecommunication Engineering, JJTU, Rajasthan

²Professor, Department of Electronics & Telecommunication Engineering, JJTU, Rajasthan

Abstract - System explores the application of machine learning (ML) to address key challenges in integrated circuit (IC) design, namely the high computational cost of simulation, the complexity of layout optimization, and the need for accurate device performance prediction. Traditional IC design relies on computationally intensive simulations (e.g., SPICE) and iterative, often manual, layout design, which can be significant bottlenecks in the design cycle. ML models can be trained on vast datasets of circuit simulation results to create highly accurate surrogate models. These models, often based on neural networks, learn the complex, non-linear relationships between circuit parameters (e.g., transistor sizes, input signals) and their output behavior (e.g., voltage, current). By replacing a full, physics-based simulation with a fast ML inference, designers can achieve near-instantaneous results, enabling rapid design space exploration and Monte Carlo analysis. This approach significantly reduces the time and computational resources required for verification. Circuit layout, the physical arrangement of devices and interconnections on a chip, is a critical step that directly impacts performance, power consumption, and area. ML can be used to automate and optimize this process. Reinforcement learning (RL) agents can be trained to place and route components by learning from a reward function that penalizes long wire lengths, high congestion, and other undesirable layout features. Additionally, generative models like Generative Adversarial Networks (GANs) can be used to propose novel and efficient layout patterns. These ML-driven approaches can generate optimized layouts much faster than traditional manual or heuristic-based methods, leading to more compact and higher-performing designs.

Keywords: Machine Learning, Integrated Circuit, Reinforcement Learning, Generative Adversarial Networks, Designs

I. INTRODUCTION

The relentless march of technological progress is inextricably linked to advancements in integrated circuits (ICs). From the microprocessors powering our personal computers to the intricate chips enabling artificial intelligence, ICs are the fundamental building blocks of the digital age. The increasing demand for higher performance, lower power consumption, and reduced form factors continuously pushes the boundaries of IC design. This evolution, however, brings with it an escalating level of design complexity, presenting significant challenges for traditional Electronic Design Automation (EDA) methodologies. At the heart of IC development lie three critical stages: circuit simulation, physical layout optimization, and device performance prediction. While indispensable, these stages often represent major bottlenecks in the design cycle due to their inherent computational intensity and the sheer volume of design parameters.

Circuit simulation, a cornerstone of verifying IC functionality and performance, involves solving complex sets of differential-algebraic equations that describe the behavior of thousands to millions of transistors. For designs at advanced technology nodes, even small parasitic elements and intricate coupling effects must be accurately modeled, leading to simulation runtimes that can span hours, days, or even weeks for large-scale circuits. This computational burden severely limits the number of design iterations possible within a given timeline, thereby constraining design space exploration and potentially compromising design quality. Engineers are forced to make trade-offs between simulation accuracy and turnaround time, a dilemma that becomes increasingly acute with the advent of multi-physics simulations incorporating thermal, electromagnetic, and mechanical effects. The limitations of traditional simulators

necessitate a paradigm shift to accelerate this crucial verification step without sacrificing precision.

Beyond functional verification, the physical realization of an IC through its layout is a grand optimization challenge. The placement of millions of transistors and other components, followed by the routing of intricate interconnections, dictates critical performance metrics such as speed, power dissipation, signal integrity, and manufacturing yield. This multi-objective optimization problem is NP-hard, meaning that finding a globally optimal solution through exhaustive search is computationally intractable. Traditional layout tools rely on a combination of heuristic algorithms, expert knowledge, and iterative refinement. While effective to a degree, these methods often struggle to achieve truly optimal or near-optimal solutions, especially for highly complex designs with stringent performance requirements and tight design rules. The increasing density and shrinking dimensions of modern ICs exacerbate these challenges, making manual intervention or rule-based automation increasingly inefficient and prone to error. The potential for significant performance gains and cost reductions through more efficient layout optimization is immense, yet it remains largely untapped by conventional approaches.

Furthermore, accurately predicting the performance of individual devices and their aggregated behavior within an IC is paramount for robust design and yield estimation. As manufacturing processes scale down to nanometer dimensions, variability due to process fluctuations, temperature changes, and aging effects becomes more pronounced. Traditional device models, often based on simplified analytical equations or extensive look-up tables, may not fully capture these complex dependencies across the wide range of operating conditions and manufacturing variations. This necessitates extensive characterization and modeling efforts, which are time-consuming and can still lead to discrepancies between predicted and actual silicon performance. The ability to predict device performance with

high fidelity, considering all relevant variations, is crucial for design sign-off and for maximizing product yield, directly impacting profitability in the highly competitive semiconductor industry.

II. LITERATURE REVIEW

Zaman et. al. (2021) states that the staggering innovations and emergence of numerous deep learning (DL) applications have forced researchers to reconsider hardware architecture to accommodate fast and efficient application-specific computations. Applications, such as object detection, image recognition, speech translation, as well as music synthesis and image generation, can be performed with high accuracy at the expense of substantial computational resources using DL. Furthermore, the desire to adopt Industry 4.0 and smart technologies within the Internet of Things infrastructure has initiated several studies to enable on-chip DL capabilities for resource-constrained devices. Specialized DL processors reduce dependence on cloud servers, improve privacy, lessen latency, and mitigate bandwidth congestion. As we reach the limits of shrinking transistors, researchers are exploring various application-specific hardware architectures to meet the performance and efficiency requirements for DL tasks. Over the past few years, several software optimizations and hardware innovations have been proposed to efficiently perform these computations. In this article, we review several DL accelerators, as well as technologies with emerging devices, to highlight their architectural features in application-specific integrated circuit (IC) and field-programmable gate array (FPGA) platforms. Finally, the design considerations for DL hardware in portable applications have been discussed, along with some deductions about the future trends and potential research directions to innovate DL accelerator architectures further. By compiling this review, we expect to help aspiring researchers widen their knowledge in custom hardware architectures for DL.

Ajani et. al. (2021) states that an embedded systems technology is undergoing a phase of transformation owing to the novel advancements in computer architecture and the breakthroughs in machine learning applications. The areas of applications of embedded machine learning (EML) include accurate computer vision schemes, reliable speech recognition, innovative healthcare, robotics, and more. However, there exists a critical drawback in the efficient implementation of ML algorithms targeting embedded applications. Machine learning algorithms are generally computationally and memory intensive, making them unsuitable for resource-constrained environments such as embedded and mobile devices. In order to efficiently implement these compute and memory-intensive algorithms within the embedded and mobile computing space, innovative optimization techniques are required at the algorithm and hardware levels. To this end, this survey aims at exploring current research trends within this circumference. First, we present a brief overview of compute intensive machine learning algorithms such as hidden Markov models (HMM), k-nearest neighbors (k-NNs), support vector machines (SVMs), Gaussian mixture models (GMMs), and deep neural networks (DNNs). Furthermore, we consider different optimization techniques currently adopted to squeeze these computational and

memory-intensive algorithms within resource-limited embedded and mobile environments. Additionally, we discuss the implementation of these algorithms in microcontroller units, mobile devices, and hardware accelerators. Conclusively, we give a comprehensive overview of key application areas of EML technology, point out key research directions and highlight key take-away lessons for future research exploration in the embedded machine learning domain.

Li et. al. (2021) states that an electromagnetic device have been widely employed in many domestic appliances, biomedical instruments, and industrial equipment and systems, such as electrical drive systems for air conditioners, artificial hearts, electric vehicles (EVs), and more electric aircraft, wireless power transmission systems for mobile and EV battery charging, and superconducting magnetic energy storage (SMES) for power systems. To meet the design specifications and improve their performance, such as high efficiency, high power density, and high resource efficiency, optimization is always necessary in the design process. Design optimization of electromagnetic devices has been an active research topic in several international conferences, like COMPUMAG and CEFC. Through extensive research work, many design optimization methods have been employed/developed for electromagnetic devices, including multi-objective, multilevel, and multidisciplinary design optimization methods. The performance of electromagnetic devices can be improved by using these methods.

Tang et. al. (2021) states that as Machine Learning (ML) becomes pervasive in the era of artificial intelligence, ML specific tools and frameworks are required for architectural research. This paper introduces NeuroMeter, an integrated power, area, and timing modeling framework for ML accelerators. NeuroMeter models the detailed architecture of ML accelerators and generates a fast and accurate estimation on power, area, and chip timing. Meanwhile, it also enables the runtime analysis of system-level performance and efficiency when the runtime activity factors are provided. NeuroMeter's micro-architecture model includes fundamental components of ML accelerators, including systolic array based tensor units (TU), reduction trees (RT), and 1D vector units (VU). NeuroMeter has accurate modeling results, with the average power and area estimation errors below 10% and 17% respectively when validated against TPU-v1, TPU-v2, and Eyeriss.

III. OBJECTIVES

Following are the objectives in which the work will be achieved

- To develop and validate novel machine learning models and methodologies that significantly improve the efficiency, accuracy, and predictability of critical stages in the IC design
- To develop ML-driven frameworks that can adapt to evolving design rules and technology nodes, facilitating more rapid and efficient exploration of the layout design space.
- To enhance the modeling of device variability and reliability by integrating ML techniques, thereby improving the accuracy of yield prediction and enabling more robust circuit designs against manufacturing imperfections.

IV. NEED OF THE STUDY

As ICs scale down to nanometer dimensions (e.g., 7nm, 5nm, 3nm), the number of transistors on a chip continues to grow exponentially (Moore's Law). This massive integration density introduces unprecedented complexity in terms of interconnections, parasitic effects (resistance, capacitance, inductance), and thermal management. The rise of specialized architectures for AI/ML, high-performance computing (HPC), 5G/6G, and autonomous systems further adds to complexity, demanding highly optimized custom designs. At smaller nodes, process variations become more pronounced, leading to significant variations in device performance and increasing the risk of reliability issues (e.g., aging, electromigration). Designing robust circuits that account for these variations is a major challenge. Traditional circuit simulators (like SPICE) rely on highly accurate, but computationally intensive, numerical methods. For modern complex ICs, these simulations can take days or even weeks, significantly elongating the design cycle. This limits the number of design iterations, hindering thorough exploration of the design space and often leading to sub-optimal solutions or costly re-spins.

V. RESEARCH METHODOLOGY

High-quality, relevant data is paramount for training robust ML models. Given the proprietary nature of commercial IC design data, a significant portion of the data will likely be generated through controlled simulations.

A. Circuit Simulation Data for Acceleration:

Data Sources: Systematic sweeping of design parameters (e.g., transistor sizes, bias voltages, input frequencies, process corners, temperature) to generate a wide range of input-output characteristics. **Corner Cases and Variability** includes data from various process, voltage, and temperature (PVT) corners, and potentially Monte Carlo simulations to capture variability. **Circuit netlist description** (e.g., node connectivity, component types and values), input stimuli, operating conditions (voltage, temperature), process parameters. **Key performance metrics** (e.g., delay, power consumption, gain, bandwidth, signal-to-noise ratio, rise/fall times), operating point information (e.g., transistor region of operation). Aim for large datasets (thousands to millions of data points, depending on circuit complexity) to enable deep learning approaches.

B. Layout Data for Optimization:

Data from previously designed and verified IC layouts (if accessible). Layouts generated by commercial auto-placement and routing tools under different constraints and settings. For reinforcement learning approaches, a simulated layout environment will be developed where the ML agent can interact and generate layouts. **Netlist information**, design rules, target PPA (Power, Performance, Area) constraints, component libraries. **Graph-based representations** (for GNNs), image-like representations (for CNNs) of layouts.

C. Device Performance and Variability:

Collaboration with foundries or access to anonymized wafer-level test data if possible, to include real-world measurement variations. Controlled generation of data with variations in doping concentrations, oxide thicknesses, channel lengths, etc. Device dimensions (L, W), material properties, doping profiles, temperature, bias voltages, process variation parameters. I-V characteristics, threshold voltage (V_{th}), transconductance (gm), leakage currents (I_{off}), breakdown voltage, noise parameters, statistical distributions of these parameters.

D. For Circuit Simulation Acceleration:

Model Selection: Explore supervised learning models such as: **Deep Neural Networks (DNNs):** Multi-layer perceptrons (MLPs) for regression, **Convolutional Neural Networks (CNNs)** for structured input (e.g., netlist graph representations), **Recurrent Neural Networks (RNNs)** for transient simulations. **Gaussian Processes (GPs):** For uncertainty quantification and smaller datasets. **Surrogate Models:** Black-box or grey-box models that mimic SPICE behaviour.

E. Training Strategy:

Supervised Learning: Train models on input-output pairs (design parameters \rightarrow performance metrics). **Active Learning/Bayesian Optimization:** To efficiently select new simulation points for training, minimizing the number of costly SPICE calls. **Transfer Learning:** Investigate transferring learned knowledge from one circuit family/technology to another to reduce training data requirements for new designs.

F. For Layout Optimization:

Reinforcement Learning (RL): Define the layout problem as a Markov Decision Process (MDP) where the agent makes placement/routing decisions to maximize a reward function (e.g., PPA score). Algorithms like **Deep Q-Networks (DQN)**, **Proximal Policy Optimization (PPO)**. **Graph Neural Networks (GNNs):** For representing circuit netlists and layouts as graphs, enabling the model to learn spatial relationships and optimize connectivity. **Generative Models** (e.g., GANs, VAEs): For generating new, optimized layout configurations. Rigorous validation is critical to prove the efficacy of the ML models.

G. Performance Metrics:

- **Accuracy:** Mean Absolute Error (MAE), Root Mean Squared Error (RMSE), R2 score for regression tasks (simulation, device prediction). Classification accuracy, F1-score, ROC-AUC for classification tasks (e.g., predicting design rule violations, transistor region of operation).
- **Efficiency/Speed-up:** Comparison of computational time (runtime) between ML models and traditional methods (e.g., SPICE simulation time, layout optimization runtime).
- **Design Quality:** For layout, metrics like total area, wire length, critical path delay, power consumption, number of DRC/LVS errors, manufacturability metrics.
- **Robustness/Generalization:** Testing models on unseen designs, different technology nodes (for frameworks adapting to evolving rules), and a wide range of operating conditions.

- **Yield Prediction Accuracy:** For device variability, comparison of predicted yield with actual or high-fidelity simulated yield.

H. Validation Techniques:

- **Hold-out Validation:** Splitting the dataset into training, validation, and test sets.
- **K-Fold Cross-Validation:** For more robust model evaluation, especially with limited data.
- **Out-of-Distribution Testing:** Crucially, evaluating models on data points or entire circuits that are significantly different from the training set, to assess generalization.
- **Sensitivity Analysis and Explainable AI (XAI):** To understand which input features drive the model's predictions, building trust and providing design insights.

I. Software and Hardware Tools

- **Programming Languages:** Python (dominant for ML), C++ (for high-performance simulation kernels or custom EDA tool integration).
- **ML Frameworks:** TensorFlow, PyTorch, scikit-learn.




Fig.1 Flow of the proposed system

J. Summary of the block diagram

Phase 1: Foundation and Data Generation

- **IC Design Requirements & Specifications:** The process begins by defining the target goals for the chip, such as power, performance, and area (PPA) constraints.
- **Traditional EDA Tools & Simulators:** These requirements are fed into standard industry tools used for circuit simulation and physical design.
- **Generate Design Data:** This block (connected by a dashed line) represents the output of traditional simulations, which serves as the raw material for the machine learning pipeline.

Phase 2: ML Model Pipeline

- **Data Acquisition & Preprocessing:** The design data is collected, cleaned, and formatted. This step is critical for ensuring the ML model receives high-quality inputs.
- **ML Model Development & Training:** Algorithms are selected and trained using the preprocessed data to learn patterns in the IC design space.
- **Trained ML Models:** This is the finalized "brain" of the operation, ready to make predictions or optimize designs much faster than a traditional simulator could.

Phase 3: Implementation and Verification

- **ML-Accelerated IC Design Flow:** The trained models are integrated back into the design flow. Instead of running exhaustive traditional

simulations for every iteration, the ML models provide rapid estimates or optimized configurations.

- **Validation & Benchmarking:** The final stage ensures that the ML-accelerated results are accurate and meet the original specifications by comparing them against high-fidelity traditional benchmarks.

VI. CONCLUSION

The integration of machine learning models into the integrated circuit (IC) design workflow represents a fundamental shift from traditional, human-centric and computationally expensive methods. As demonstrated, these models are not merely a supplement but a transformative force that promises to accelerate the entire design cycle while simultaneously enhancing the quality and reliability of the final product. By addressing the critical bottlenecks of circuit simulation, physical layout, and device performance prediction, machine learning provides a holistic solution for managing the ever-increasing complexity of modern chip design. Ultimately, the development of machine learning models for circuit design is not just about making the existing process faster; it's about enabling entirely new possibilities. The ability to create data-driven design flows allows for a level of optimization and verification that was previously unattainable. However, this transition is not without its challenges, including the need for massive, high-quality datasets, the computational cost of training complex models, and the crucial requirement for model explainability to ensure trust and reliability in the generated designs. As these challenges are met, the continued convergence of machine learning and IC design promises to accelerate innovation and secure a future where increasingly sophisticated electronic systems can be designed and brought to market with unprecedented efficiency and confidence.

VII. FUTURE DIRECTIONS

Building on the successes outlined above, the future of ML in IC design is moving toward a more deeply integrated and transformative role. Instead of acting as discrete tools, machine learning models are evolving to become the very fabric of the design process, enabling a new era of "intelligent" design automation. One of the most exciting future directions is the pursuit of fully automated, full-chip synthesis. This goes beyond optimizing individual blocks and aims to generate a complete, high-performance chip layout directly from a high-level functional specification. Generative AI models, such as those based on diffusion or transformer architectures, could be trained on millions of design examples to learn the fundamental principles of circuit architecture and spontaneously generate novel, non-intuitive layouts that outperform even the most skilled human designers. This represents a shift from optimizing existing designs to creating entirely new ones from scratch. Another crucial area of growth is the development of physics-informed machine learning. Purely data-driven models, while powerful, can sometimes produce results that violate physical laws or are not generalizable to new design spaces. By integrating fundamental physics equations and constraints into the training process, these hybrid models can achieve higher accuracy, require less training data, and

provide more robust and trustworthy predictions for complex phenomena like signal integrity and thermal effects. This ensures that the ML-generated designs are not just fast but are also physically sound and reliable.

REFERENCES

- [1] Ankit Bharatbhai Goti, "AI-Driven PCB Reliability Testing for IPC-9701 Compliance", *International Journal of Scientific Research and Management (IJSRM)*, Volume-13, Issue-03, Pages-2068-2087, 2025
- [2] Bin Lu, Yuze Xia, Yuqian Ren, Miaomiao Xie, Liguozhou, Giovanni Vinai, Simon A. Morton, Andrew T. S. Wee, Wilfred G. van der Wiel, Wen Zhang,* and Ping Kwan Johnny Wong*, "When Machine Learning Meets 2D Materials: A Review" *Adv. Sci.* 2024, 11, 2305277
- [3] David McIntyre, Ali Lashkaripour, Polly Fordyce, Douglas Densmore, "Machine learning for microfluidic design and control", *The Royal Society of Chemistry 2022 Lab Chip*, 2022, 22, 2925–2937
- [4] Ehsan Adibnia, MohammadAli Mansouri-Birjandi, MajidGhadrdan, Pouria Jafari, "A deep learning method for empirical spectral prediction and inverse design of all-optical nonlinear plasmonic ring resonator switches", *Scientific Reports | (2024)* 14:5787
- [5] Guohai Chen,Dai-Ming Tang, "Machine Learning as a "Catalyst" for Advancements in Carbon Nanotube Research", *Nanomaterials* 2024, 14, 1688. <https://doi.org/10.3390/nano14211688>
- [6] Jiechun Liang, Tingting Wu2, Ziwei Wang, Yunduo Yu, Linfeng Hu, Huamei Li, Xiaohong Zhang, Xi Zhu, Yu Zhao, "Accelerating perovskite materials discovery and correlated energy applications through artificial intelligence", *Liang et al. Energy Mater* 2022;2:200016 DOI: 10.20517/energymater.2022.14
- [7] Jingyi Chen, Yingqi Zhang, "Deep Learning-Based Automated Bug Localization and Analysis in Chip Functional Verification", *Annals of Applied Sciences Annal. App. Sci.*, 2024 <https://annalsofappliedsciences.com> Vol 5(1) 2024
- [8] Junhao Yuan, Zhen Li, Yujia Yang, Anyi Yin, Wenjie Li, Dan Sun, Qing Wang, "Applications of machine learning method in highperformance materials design: a review", *Journal of Materials Informatics*, Yuan et al. *J Mater Inf* 2024;4:14
- [9] Kevin Immanuel Gubbi, Sayed Arash Beheshti-Shirazi, George Mason, Tyler Sheaves, Davis Davis, Soheil Salehi, Davis Davis, Sai Manoj PD, Setareh Rafatirad, Houman Homayoun, "Survey of Machine Learning for Electronic Design Automation", *GLSVLSI '22*, June 6–8, 2022
- [10] Kh Shahriya Zaman, Bin Ibne Reaz, Sawal Hamid Md Ali, Ahmad Ashrif A Bakar, Muhammad Enamul Hoque Chowdhury, "Custom Hardware Architectures for Deep Learning on Portable Devices: A Review", *IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS*, 2021
- [11] Lalitkumar K. Vora, Amol D. Gholap, Keshava Jetha, Raghu Raj Singh Thakur, Hetvi K. Solanki, Vivek P. Chavda, "Artificial Intelligence in Pharmaceutical Technology and Drug Delivery Design", *Pharmaceutics* 2023, 15, 1916. <https://doi.org/10.3390/pharmaceutics15071916>
- [12] Lihua Dai, Ben Wang, Xuemin Cheng, Qin Wang, Xinsen Ni, "The application of deep learning technology in integrated circuit design", *Dai et al. Energy Informatics (2024)* 7:77
- [13] Lina Tang, Puiki Leung, Qian Xu, Cristina Flox, "Machine Learning Orchestrating the Materials Discovery and Performance Optimization of Redox Flow Battery", *ChemElectroChem* 2024, 11, e202400024 (1 of 17)
- [14] Mahdi Hasanzadeh Azar, Samaneh Ayneband, Habib Abdollahi, Homayoon Alimohammadi, Nooshin Rajabi, Shayan Angizi, Vahid Kamraninejad, Razieh Teimouri, Raheleh Mohammadpour, Abdolreza Simchi, "SCAPS Empowered Machine Learning Modelling of Perovskite Solar Cells: Predictive Design of Active Layer and Hole Transport Materials", *Photonics* 2023, 10, 271. <https://doi.org/10.3390/photonics10030271>
- [15] Mahshid N. Amiri, Anne Håkansson, Odne S. Burheim, Jacob J. Lamb, "Lithium-ion battery digitalization: Combining physics-based models and machine learning", *Renewable and Sustainable Energy Reviews* Volume 200, August 2024, 114577
- [16] Nan Wu, "Machine Learning Empowered Agile Hardware Design and Design Automation", *University of California Santa Barbara*, 2023
- [17] Paul Paret, Donal Finegan, Sreekant Narumanchi, "Artificial Intelligence for Power Electronics in Electric Vehicles: Challenges and Opportunities", *Journal of Electronic Packaging* Copyright VC 2023 by ASME SEPTEMBER 2023, Vol. 145 / 034501-1
- [18] Peng Yin, Xiangfu Niu, Shuo-Bin Li, Kai Chen, Xi Zhang, Ming Zuo, Liang Zhang, Hai-Wei Liang, "Machine-learning-accelerated design of high-performance platinum intermetallic nanoparticle fuel cell catalysts", *Nature Communications | (2024)* 15:415
- [19] Raghav Dangayach, Nohyeong Jeong, Elif Demirel, Nigmet Uzal, Victor Fung, and Yongsheng Chen, "Machine Learning-Aided Inverse Design and Discovery of Novel Polymeric Materials for Membrane Separation", *Environ. Sci. Technol.* 2025, 59, 993–1012
- [20] Rayan Mina, Chadi Jabbour, George E. Sakr, "A Review of Machine Learning Techniques in Analog Integrated Circuit Design Automation", *Electronics* 2022, 11, 435. <https://doi.org/10.3390/electronics11030435>
- [21] Sandip Rahane, Mahesh Kadu, Nisha Sahu, A V Narasimha Raju G, Dr. Susmita Biswas, Shouvik Sarkar, "AI-Assisted PCB Design And Optimization: A Step Towards Automated Electronics", *International Journal of Environmental Sciences* ISSN: 2229-7359 Vol. 11 No. 16s, 2025
- [22] Shikai Wang, Kangming Xu, Zhipeng Ling, "Deep Learning-based Chip Power Prediction and Optimization: An Intelligent EDA Approach", *Annal. App. Sci.* Vol 5(1) 2024

- [23] Taiwo Samuel Ajani, Agbotiname Lucky Imoize, Aderemi A. Atayero, “An Overview of Machine Learning within Embedded and Mobile Devices–Optimizations and Applications”, *Sensors* 2021, 21, 4412. <https://doi.org/10.3390/s21134412>
- [24] Tianhan Gao, Wei Lu1, “Machine learning toward advanced energy storage devices and systems “, *iScience* 24, 101936, January 22, 2021
- [25] Tianqi Tang Sheng Li Lifeng Nai Norm Jouppi Yuan Xie, “NeuroMeter: An Integrated Power, Area, and Timing Modeling Framework for Machine Learning Accelerators”, 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2021
- [26] Wei Li, Haibo Ma, Shuhua Li, Jing Ma, “Computational and data driven molecular material design assisted by low scaling quantum mechanics calculations and machine learning†”, *Chem. Sci.*, 2021, 12, 14987–15006 | 14987
- [27] Xun Jiang, Zhuomin Chai, Yuxiang Zhao, Yibo Lin, Runsheng Wang, Ru Huang, “CIRCUITNET 2.0: AN ADVANCED DATASET FOR PROMOTING MACHINE LEARNING INNOVATIONS IN REALISTIC CHIP DESIGN ENVIRONMENT”, Published as a conference paper at ICLR 2024
- [28] Yanbin Li, Gang Lei, Gerd Bramerdorfer 3 , Sheng Peng 1 , Xiaodong Sun 4 and Jianguo Zhu 5, “Machine Learning for Design Optimization of Electromagnetic Devices: Recent Developments and Future Directions”, *Appl. Sci.* 2021, 11, 1627. <https://doi.org/10.3390/app11041627>
- [29] Zhaocheng Liu, Dayu Zhu, Lakshmi Raju, Wenshan Ca, “Tackling Photonic Inverse Design with Machine Learning”, *Adv. Sci.* 2021, 8, 2002923
- [30] Zhehao Sun, Hang Yin, Kaili Liu, Shuwen Cheng, Gang Kevin Li, Sibudjing Kawi, Haitao Zhao, Guohua Jia, Zongyou Yin, “Machine learning accelerated calculation and design of electrocatalysts for CO2 reduction”, *SmartMat.* 2022;3:68–83.